The ECS is UNITROL F from ABB and, the VJC is implemented in a programmable logic controller (PLC).
S
EVERAL tests were made at synchronous compensators (SCs) plant during the commissioning of a new excitation control systems (ECSs). These tests were made to verify all the models involved and their adjustments.
The SCs are a 3901/01/660 type from General Electric, rated 13.8 kV and 125/ 120 MVAr. Each SC has a shaft mounted exciter 3901/01/340 type from General Electric used as a driving motor for startup. Fig. 1 shows the substation Ezeiza where the SCs are emplaced. Each pair of SCs is connected to one of the two secondaries of a transformer rated 132/13.8/13.8 kV and 250/250/250 MVA with Yd1/Yd1 connection and with individual on-load tap. Each primary of these three transformers is connected to the tertiary of a transformer rated 500/220/132 kV and 800/800/350 MVA with Yy0/Yd1 connection. The substation Ezeiza is interconnected to SADI grid through six 500-kV lines. Four of these six lines are 1600 km long, with series capacitor compensation, and carries power from Comahue electric area, located in the south SADI. Comahue has several thermal and hydraulic power plants, with close to 10 000 MW of generation capability.
The last two of these six lines are connected to substation General Rodríguez, the connection point with the north SADI.
Substation Ezeiza is connected to the SADI load center (Buenos Aires city and surroundings) through several 220-kV lines. Then, the SCs plant control the 500-kV voltage at a critical node of SADI grid.
Each SC has a new ECS integrated by an automatic voltage regulator (AVR) and a reactive power control (RPC). The AVR has the following limiters: one over excitation limiter (OEL), two under excitation limiters (UEL), and a V/Hz limiter. The AVR also has compensation or droop to control a different voltage from the measured one.
The new voltage joint control (VJC) is implemented in a PLC. Fig. 2 shows a simplified model of the six SCs at Ezeiza plant with the different control loop involved and their interconnection. Fig. 3 shows a simplified block diagram of one ECS shown in Fig. 2 . This block is the same for each of the six SCs. The VJC set point (SP) for 500-kV bus voltage is fixed by plant operator. The VJC block generates the set point (QT SP) for each of the six RPCs with the error between its set point (SP) and its controlled voltage (500 kV). Then, steady-state control of 500-kV bus voltage is obtained through the VJC operation as a tertiary closed loop control that changes simultaneously all the RPCs set points. Each RPC generates the voltage set point (UT SP) for its associated AVR, processing the error between the set point (QT SP) and the controlled reactive power (QT). Then, the steady-state reactive power is shared between SCs by RPCs operation as a secondary closed loop control.
Each AVR generates the field voltage (EFD) for its associated SC with the error between its set point (UT SP) and its controlled voltage (500 kV) corrected by a droop. Then, AVR operates as a primary closed loop control.
Similarly, VJC, RPC, and AVR control systems for a SCs plant have been reported but with VJC and RPC working in parallel as secondaries closed loop controls, modifying separately AVR set point, [1] , [2] . Another control scheme applied to power plants, like high side voltage control (HSVC), has been reported [3] - [5] . Some of these HSVCs work without direct measurements of controlled high voltage [4] , [5] . The high speed of HSVC improves short-term voltage and angle stability.
Each ECS has the following inputs:
• From the system grid: the internally compensated controlled voltage (500 kV); • From the SC: the stator or terminal voltage (UT), the active (PT) and reactive (QT) powers, the speed (N), and the field current (IFD). Fig. 3 ) is composed by the blocks RPC, AVR, and AVR limiters.
The RPC block generates the voltage (UT SP) set point for the AVR with the error between its set point (QT SP) and its controlled reactive power (QT).
The AVR block generates the control voltage (Out) for the Rectifier block with the error between the set point (UT SP) and the measured voltage (500 kV). The measured voltage (500 kV) is internally compensated (negative droop) to control an intermediate voltage between the stator or terminal voltage (UT) and the 500-kV bus voltage.
The AVR Limiters block has all the AVR limiters inside. The inputs of this block are the controlled voltage (500 kV), the stator or terminal voltage (UT), the AVR set point (UT SP), the field current (IFD), the active (PT) and reactive (QT) powers, and the speed (N).
The rectifier block represents the controlled rectifier of the excitation system and generates the field voltage (EFD).
II. GRID AND SYNCHRONOUS MACHINE MODELS

A. Synchronous Machine
The SCs were modeled with the IEEE Model 2.2, complete second-order model with logarithmic saturation to represent synchronous machine [6] . Also, the equation for rotating masses was modeled. The synchronous machine parameters are shown in Table I (rated 125 MVA and 13.8 kV). All models were constructed with information furnished by manufacturer and according to [7] . All the model variables are expressed in per unit of the following rated values:
B. Power Grid
• stator terminal voltage (UT) 13.8 kV; 
A. Voltage Joint Control (VJC)
The VJC output (QT SP) is sent to each RPC by means of a 4/20-mA transmission current loop. The VJC is a type control with non-wind-up integral action. The set point (SP) for the controlled voltage, the 500-kV bus voltage (500 kV), is passed through maximum and minimum value limiters (SP Max and SP Min). This limited set point is the input of a ramping block with fixed slope (SP Slope). The ramping output is the set point input for the control. The controlled voltage (500 kV) is measured with a first-order low-pass filter transducer (Tt time constant). The transducer output is passed through maximum and minimum value limiters (U Max and U Min). This limited controlled voltage is subtracted from control set point to conform the control error (E). The control has the following transfer function:
( 1) where is the time constant of integral action, and is the proportional gain.
is the number of SCs in service. The output of control (QT SP) is limited (QT SP Max and QT SP Min). The VJC settings are shown in Table II .
B. Reactive Power Control (RPC)
The RPC is a I type control with non-wind-up integral action. TQ is the time constant of integral action. The reactive power set point (QT SP) is furnished by the VJC.
The controlled reactive power (QT) is measured by a first-order low-pass filter transducer (Tt time constant). This measured reactive power is subtracted from I control set point to conform the error. The error has a maximum and minimum value of zero when any OEL or any UEL is active in the AVR. The active limiter information is given by the logic signals S-OEL and S_UEL from AVR limiters (see .
The limited error is passed through a dead band (DB) with delay on (Delay On). The output of DB block is the input to the I control. The output of the I control (UT SP) is limited (UT SP Max and UT SP Min). This limited output (SP_Lim) is the AVR set point.
The RPC settings are shown in Table III . 
C. Automatic Voltage Regulator (AVR)
The AVR output (Out) is generated with the limited error (E_Lim) from the AVR limiters block (see Figs. 3-5) . The AVR transfer function is Main disagreements between manufacturer furnished and test verified models are found in the AVR model. Manufacturer model changes Lead-Lags, with LL1 and LL2 signals, instead of described Lead-Lag time constants changing. Also, manufacturer furnished model has variable upper and lower output limits at each Lead-Lag filters instead of the described Up and Up fixed limits at AVR output.
The AVR settings are shown in Table IV . In this way, it is possible to control a voltage different from the measured voltage (U500 kV). The output of this block is the compensated set point (SP_Comp) expressed as (3) where is the active power, is the reactive power, and and the respective "gains." These "gains" take into account the voltage drop between the AVR measured voltage (500 kV) and the voltage effectively controlled. The compensation settings are shown in Table V (rated  125 MVA) . (4) where is the speed, is the slope of the V/Hz limiter, and the maximum voltage at nominal speed. This limiter has a delay on (Delay on). The output changes linearly from SP_Comp to SP_Lim when limiter sets. The output changes immediately from SP_Lim to SP_Comp when limiter resets. Besides, there is an upper absolute limit (U_Max) for the limiter output.
D. AVR Limiters
The V/Hz limiter settings are shown in Table VI .
P/Q Limiter (UEL):
The limiter output is given by with a Look-Up table of (5) where is the modulus of active power, is the reactive power, is a reactive power set point, is the stator or terminal voltage, is the time constant of first-order filter, and is the limiter proportional gain. The look-up table defines a geometric locus in the P/Q plane (Capability diagram) for capacitive reactive power. The P/Q limiter settings are shown in Table VII . The output of the IFD maximum limiter is (6) where is the proportional gain. In this way, the output of the IFD maximum limiter is negative when the field current (IFD) is greater than the limiter set point (IFDMax).
The IFD thermal limiter sets when the field current (IDF) is greater than the limiter set point (IFDTh) for a longer time than Th, with Th equal to (7) where is equivalent to the energy in the field coil and the inverse of the equivalent thermal time constant with the field coil warm.
When IFD thermal limiter is set, its output changes from (8) to (9) where is the proportional gain, and the time constant of smoothing first-order low-pass filter.
The IFD thermal limiter resets when the field current (IDF) is smaller than the limiter set point (IFDTh) for a longer time than Tc, with Tc equal to (10) where is the inverse of the equivalent thermal time constant for field coil cooling.
The Max IFD limiter settings are shown in Table VIII .
Min IFD Limiter (UEL):
This limiter can be set when large under excitation condition with high values of terminal voltage (UT) takes place. Under such condition, P/Q limiter could not be set (see (5) for QT_SP). This is the reason to have the two UELs.
This limiter has the following transfer function:
where is the proportional gain, and is the limiter set point. In this way, output of the IFD minimum limiter is positive when the field current (IFD) is smaller than the limiter set point (IFDMin).
The Min IFD limiter settings are shown in Table IX . Error Limiter: Fig. 5 shows a detail of error limiter block of Fig. 4 . Its inputs are all limiter outputs (OEL and UEL) together with the error conformed by the error between the limited set point (Lim_SP) and the controlled voltage (500 kV).
The UEL outputs (IFDMin_Lim and P/Q Lim) and the previously conformed error are passed by a high value gate (HVG). The HVG output and the OEL output (IFDMax_Lim) are passed by a low value gate (LVG).
The output of the LVG is the limited error output (E_Lim). This error is the input of the control of AVR. The logic signal S_OEL sets when any OEL is operated. The logic signal S_UEL sets when any UEL is operated.
When any limiter is set, it selects one of the three possible values of time constants for the two AVR lead-lag filter. This selection is made by setting the corresponding logic signals LL1 and LL2.
E. Rectifier
The SC excitation is of static inverting type. The controlled rectifier bridge is fed by an auxiliary transformer connected to the 500-kV bus. The rectifier transfer function is (12) where is the rectifier time constant and the equivalent source resistance of rectifier. The rectifier parameters are KD p.u./p.u., and Tr .
IV. TESTS RESULTS
Tests made were previously simulated with the models constructed with information furnished by manufacturer. Tests were made to validate these models. These tests are particularly critical because they must be made with all the SCs in service. Tests were made according to [8] - [11] .
A. Automatic Voltage Regulator (AVR) Tests
Several AVR tests were made with the RPC out of service to verify the models of AVR, rectifier, and synchronous machine. Fig. 6 shows records of a positive ceiling test that was made adding a pulse of 0.15 p.u. and 0.2 s of width to the voltage set point (UT SP). Fig. 6 shows the measured and simulated AVR output (Out) and the measured field voltage (EFD) together with the respective simulations.
Simulations were made in two ways. Simulation 1: with only the rectifier model, inputting the test record of AVR out (Out) to rectifier model. Simulation 2: with the interconnected models of AVR and rectifier, inputting to AVR model the test records of voltage set point (UT SP), voltage (U500 kV), and reactive power (QT) for compensation calculation. Fig. 7 shows records of a negative ceiling test that was made by adding a pulse of 0.20 p.u. and 0.2 s of width to the voltage set point (UT SP). Fig. 7 shows the measured and simulated AVR output (Out) and the measured field voltage (EFD) together with the respective simulations made in the same way as for test reported in Fig. 6 . Fig. 8 shows records of a small signal test that was made by adding a pulse of 0.10 p.u. and 0.8 s of width to the voltage set point (UT SP). Fig. 8(a) shows the measured and simulated AVR output (Out) and the measured and simulated field voltage (EFD). Fig. 8(b) shows the measured and simulated terminal voltage (UT) and the measured and simulated reactive power (QT).
Simulation was made in closed loop, with the interconnected models of AVR, rectifier, synchronous machine, and grid. Sim- ulation was made by inputting the test record of the set point pulse (UT SP) to the AVR model.
B. AVR Limiters Tests
Several AVR tests were made with the RPC out of service to verify the models of AVR limiters and the associated logics.
V/Hz Limiter Test: V/Hz Limiter test was made by changing settings to ; ; and . Fig. 9 shows V/Hz limiter test records. The test was made by adding a pulse of 0.05 p.u. and 20 s of width to the voltage set point (UT SP). Fig. 9(a) shows the measured and simulated V/Hz limiter output (SP_Lim) and the measured and simulated AVR output (Out). Fig. 9(b) shows the measured terminal voltage (UT) and the measured reactive power (QT).
Simulation was made in open loop, with the interconnected models of AVR limiters, AVR, and rectifier. Simulation was made by inputting to V/Hz limiter model the test records of speed (N), terminal or stator voltage (UT), and compensated set point (SP_Com). Also, test record of 500-kV bus voltage (U500 kV) was the input to limiter error block (see Fig. 4 ) to conform error signal for error limiter block (see Fig. 5 ).
P/Q Limiter Test: P/Q limiter test was made by changing settings to (for all : 0, 0.25, 0.75 and 1.0 p.u.). Fig. 10 shows P/Q limiter test records. The test was made by adding a pulse of 0.05 p.u. and 20 s of width to the voltage set point (UT SP). Fig. 10(a) shows the measured and simulated P/Q limiter output (P/Q Lim). Fig. 10(b) shows the measured terminal voltage (UT) and the measured reactive power (QT).
Simulation was made in open loop, with the interconnected models of AVR limiters, AVR, and rectifier. Simulation was made by inputting to P/Q limiter model the test records of reactive power (QT) and terminal or stator voltage (UT), assuming active power (PT) equal to 0. Also, the test records of 500-kV bus voltage (U500 kV) and limited set point (SP_Lim) were the inputs to limiter error block (see Fig. 4 ) to conform error signal to error limiter block (see Fig. 5 ).
Max IFD Limiter Test: Max IFD limiter test was made by changing settings to ; (expressed in pu of IFDN). Fig. 11 shows Max IFD limiter test records. The test was made by adding a pulse of 0.05 p.u. and 20 s of width to the voltage set point (UT SP). Fig. 11(a) shows the measured and simulated Max IFD limiter output (IFDMax_Lim) and the measured and simulated AVR output (Out). At first, it can be seen the IFD maximum limiter operation followed by the IFD thermal operation. Fig. 11(b) shows the measured field current (IFD) and the measured reactive power (QT).
Simulation was made in open loop, with the interconnected models of AVR limiters, AVR, and rectifier. Simulation was made by inputting the test record of field current (IFD) to Max IFD limiter model, and by inputting test records of 500-kV bus voltage (U500 kV) and limited set point (SP_Lim) to limiter error block (see Fig. 4 ) to conform the error signal to error limiter block (see Fig. 5 ).
Min IFD Limiter Test: Min IFD Limiter test was made by changing setting to (expressed in p.u. of IFDN). Fig. 12 shows Min IFD limiter test records. The test was made by adding a pulse of 0.05 p.u. and 20 s of width to the voltage set point (UT SP). Fig. 12(a) shows the measured and simulated Min IFD limiter output (IFDMax_Lim) and the measured and simulated AVR output (Out). Fig. 12(b) shows the measured field current (IFD) and the measured reactive power (QT). Simulation was made in open loop, with the interconnected models of AVR limiters, AVR, and rectifier. Simulation was made by inputting to Min IFD limiter model the test record of field current (IFD). Also, test records of 500-kV bus voltage (U500 kV) and limited set point (SP_Lim) were the inputs to limiter error block (see Fig. 4 ) to conform error signal to error limiter block (see Fig. 5 ). 
C. Reactive Power Control (Q Control) Tests
Several tests were made with the RPC in service to verify the models of RPC, AVR, and rectifier. Fig. 13 shows RPC test records. The test was made by adding a pulse of 0.2 p.u. and 20 s of width to the RPC set point (QT SP). Fig. 13 shows the measured RPC set point (QT SP) with the added pulse, the measured reactive power, and the measured and simulated RPC output (UT SP).
Simulation was made in open loop, with the interconnected models of RPC, AVR limiters, AVR, and rectifier. Simulation was made by inputting to RPC model the test records of reactive power (QT) and RPC set point (QT SP). Also, test records of 500-kV bus voltage (U500 kV) was the input to limiter error block (see Fig. 4 ) together with simulated RPC out (UT SP) to conform the error signal for the error limiter block (see Fig. 5 ). Fig. 14 shows RPC test records with the operation of P/Q limiter. Test was made by adding a pulse of 0.2 p.u. and 20 s of width to the RPC set point (QT SP). Fig. 14 shows the measured RPC set point (QT SP) with the added pulse, the measured reactive power, and the measured and simulated RPC output (UT SP). It can be seen that I control does not integrate its error signal-the RPC output (UT SP) is constant-due to the operation of S_UEL logic signal that was generated by P/Q limiter operation. Simulation was made in the same way as for the previous test.
D. Voltage Joint Control (VJC) Tests
Several tests were made with the six SCs in service and in joint control to verify the VJC model. Fig. 15 shows VJC test records. The test was made by adding a pulse of 0.003 p.u. and 200 s of width to the VJC set point (SP). Fig. 15 shows the measured VJC set point (SP) with the added pulse, the measured 500-kV bus voltage (U500 kV), and the measured and simulated VJC output (QT SP). Simulation was made in open loop, by inputting to VJC model the test records of VJC set point (SP) and 500-kV bus voltage (U500 kV). Fig. 16 shows VJC records for disconnecting a 150-MVAr/500-kV bus shunt reactor of substation Henderson. Fig. 16 shows the measured VJC set point (SP)-constant during test-the measured 500-kV bus voltage, (U500 kV) and the measured and simulated VJC output (QT SP). Simulation was made in the same way as for the previous test. Figs. 15 and 16 show that simulations match the tests and display the effect of the slow integration of the input error in the VJC output. Also, it can be noted that there are other equipments in the grid that affect the 500-kV bus voltage.
V. CONCLUSIONS
The following conclusions can be pointed out.
• The models furnished by manufacturers were valid with some corrections.
• The results of several tests made at SC plant were shown. Tests were made with SCs in service.
• The proposed models reproduce test records with a good agreement.
• The models of VJC, RPC, AVR, and their limiters were developed as "user models" for the power system simulation program PSS/E from PT inc.
• These models with the corresponding modifications were incorporated to the database for dynamic studies of the Argentinean grid. The controls system described, particularly the VJC and the RPC, will be readjusted in the next work stage. These readjustments are needed to obtain a faster voltage control at 500-kV bus, like those obtained with an HSVC that additionally improves system voltage stability [2] - [4] .
